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ABSTRACT
The Electronic Development Branch of Goddard Space Flight Center has devel-
oped a Spacecraft Computer kno%%m as the On-Board Processor (OBP). Two
packages, the Input/Output Unit (I/O) and the Central Processing Unit (CPU)
were fabricated using a point-to-point wiring technique known as Micropoint.
This technique, developed by Micro Technology Incorporated in California, uti-
lizes teflon insulated nickel wire and gold plated stainless steel pins pressed
into glass epoxy boards to produce high density, low cost circuit boards.
Most of the circuits in the I/O and CPU are flatpacks; this allowed the design of
a standard board. The boards consist of 1/16 inch giass-epoxy double Sided
printed circuit (PC) material having the power plane on one side and the ground
plane on the other. Ground and power pins are soldered to the PC. Flat ribbon
cable interconnects the circuit boards through a single centrally located grand-
mother board. The flatpacks are gap-welded and discrete components are
soldered to the pins. The boards are then conformal coated with polyurethane
and the units are potted with clear silicone rubber.
These units have successfully completed qualification level er_vironinental tests.
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A VERSATILE, LOW COST PACKAGING TECHNIQUE
FOR SPACECRAFT E LECTKONICS
INTRODUCTION
The Electronic Development Branch at NA SA's Goddard Space Flight Center has
developed a general purpose stored program computer for use in scientific space-
craft. This computer, knoN%m as the On-Board Processor (OBP) is scheduled to
be launched on hoard the Orbiting Astronomical Observatory C (OAO-C) in 1972.
The OIIP consists of an Input/Output Unit (I/O), a Central Processing Unit (CPU),
four Electronic Memories Incorporated 5EMS 5L memories, and a power con-
verter. The I/O and CPU units (Figure 1) were fabricated by Micro Technology
Incorporated of California.
S
Figure 1. OBP 1 0 and CPU Units
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The OBP development program was funded for one engineering model and one
proto-flight un±.t. For this reason, ease of checkout and the ability to make re-
pairo and changes without compromioing reliability were prima considerations
in the package design. A num')er of board designs were considered, including
multi-layer printed circuit board, "microsticks" (flatpacks interconnected with
etched nickel patterns), and multi-layer welded wire matrix. The technique
chosen, known as Micropoint, appeared to meet all the requirements. Its main
drawback was that it was a relatively new process. Table 1 outlines some of the
trade-offs involved in the choice.
Table 1
Characteristics of Four l)esign Approaches Considered
Multi-layer
Microstick
Welded Multi-
layer Matrix
Micropoint
Size	 I	 Cost	 I Reliability
	 Ease of
Repair
Very High High	 Poor
Medium	 High	 Poor
Medium	 High	 Fair
Good	 i Low	 Limited Data Very Good
Ease of
Test
Good
Fair
Good
Very Good
Very Good
Good
Poor
Figures Z and 3 show the basic materials used in the Micropoint process. Gold
plated stainless steel pins are pressed into glass epoxy boards. Teflon insulated
nickel wire is then welded point-to-point to the pins by means of a special welder
(Figure 4). This welder consists of a fixed lower electrode and a hollow movable
upper electrode controlled by a foot pedal. The wire is fed through the upper
electrode as sho«m in Figure 5. With the aid of a stereo microscope (Figure 6)
the board is positioned bcuween the electrodes so that the desired pin is under
the upper electrode. During the positioning, the upper electrode is lowered until
it is just above the pin to allow exact positioning. To complete the weld, the foot
pedal is depressed completely to actuate a motor driven cam. The cam, which
has two lobes, first drives the upper electrode against the pin at a relatively high
pressure to extrude the teflon wire insulation away from the weld area. As the
cam turns further, the pressure iF- reduced to the optimum weld pressure and the
power supply is fired to complete the weld.
The Micropoint technique has several unique advantages. All points common to
a 'signal are connected by a single unbroken wirL. The technique is relatively
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simple and involves common-place materials except for the unique welding
machine. The design and tooling costs are low; the system allows standardization
of card design. The operation can be automated to any extent desired, from com-
ponent layout and generation of the wire list to actual position+ ng of the board by
a Numerical Control (NC) system. Several companies have recently built NC
wiring systems using this technique.
BOARD DESIGN
Since most of the circuits for both the CPU and the I/O were 14-lead flatpacks,
a standard board was designed, measuring 5-1/2" x 6-1/2" and containing pro-
vision for 124 flatpacks. Figure 7 shows the wiring side, with an etched power
plane. Figure 8 shows the component side with a ground plane. The board ma-
terial is 1/16 itch fiberglass-epoxy printed circuit (PC) board with 2-oz, copper
on both sides. The PC is appropriately extended to the ground and power pins
and solder plated; then the remainder of the PC is gold plated. Originally, the
power and ground pins were to be inserted and the boara heated to fuse the pins
to the PC; however, initial results were not satisfactory so the flight boards
were hand soldered.
Figure 3 shows a closeup of a power pin after soldering. The pins are retained
in the board by employing holes .001 to .002 inch undersize; this results in a
retention force of about 10 pounds. The tip of the pin has a smaller diameter
than the body to aid In loading. The lower edge of the board contained three rows
of bifurcated pins for output leads to connectors. One narrow edge contained
four rows of bifurcated pins for up to two layers of flat ribbon cable used to inter-
connect boards.
Figure 9 shows a completed board containing 120 flatpacks. The decoupling
capacitor s in the upper right corner were placed in unused locations on all boards
thus requiring no modification of the standard board configuration.
Figure 10 shows a board containing a number of different flatpacks and discrete
components using the standard pin arrangement; however, because of varyiI.g
power and ground configurations on the flatpacks, the power and ground planes
have been modified. In all cases except the board shown in Figure 11 and one
other board containing mostly relays, discrete components were accommodated
in the standard flatpack locations on the boards. Figures 11 and 12 show how
discrete components were accommodated on a special board. Standard pins were
used with the components soldered on the heads of the pins. All flatpacks were
parallel-gap-welded with standard equipment.
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GRANDMOTHER BOARD CONCEPT
Because of package size constraints and the large numberif interconnects be-
tween boards, it was decided to utilize flat ribbon cable ^,.'id a grandmother
(granny) board concept for board interconnection. Figures 13 and 14 show the
granny board. The flat ribbon cables which fan out in both directions from the
granny are attached to both the granny ::nd the logs% boards by .020 inch gold
plated nickel pins soldered to bifur(sated pins on the boards. When folded, the
gr,.uiy board is in the center of the stack as sho%%m in Figure 13. The flat cable
is teflon insulated copper conductors on .050 inch centers. The .020 inch gold
plated nickel pins are welded to the conductors, and the ends are potted with
epoxy.
FINAL ASSEMBLY AND CHECKOUT
After the granny board was completed, the flat cables were soldered to it. Stack-
ing was then begun, and the flat cable was soldered to each hoard after it was
placed on the stack. Appropriate spacers were used between boards. After the
stacking was complete, the connector cable, which uus fabricated on a jig, was
placed in position with the board stack on a mockup of the container. The in-
dividual cable wires were then cut to length and attached to the boards; half of
the stack was unfolded at a time to em- ble the assembler to solder the cables in
place. After cable attachment the units were placed in the container and delivered
to Goddard.
Upon receipt at Goddard, the units were unfolded and placed in a fixture (Fig-
ure 17) which allowed access to all circuitry for checkout. To prevent accidental
damage to both the wiring and flatpacks, plexiglass plates were attached to both
sides of the boards. On the circuit side, the plexiglass plate contained a hole
pattern matching the board pin pattern. This allowed access to all signal points
through use of small probes held on the plate by double faced adhesive tape.
Figure 18 shows the use of the test probe.
Repairs and changes were made with polyurethane insulated wire soldered to
the pins after clipping the welded wire and removing any excess weld material.
After the individual units were checked out, they were stacked together in their
fixtures and interconnected with their test consols: as shown in Figure 19.
Thermal testing was performed with the units in their rn tainers. After the
testing was complete the units were again mounted on their fixture and conformally
spray-coated with polyurethane. Then they were stacked in their containers,
ready for encapsulation.
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To help reduce the temperature gradient, a specially designed copner fin as-
seuibly was slipped bet-%% ,een boards and bolted to the cover. This assembly is
shoN%m in Figure 20.
Figure 20. Ii0 With Copper Fin Assembly
ENCAPSULATION
A number of encapsulating materials were considered for these units. Among
them were polyurethane foam, ployuretha.ne conformal coating, silicone rubber,
and silicone rubber foam. Table 2 shows some of the trade-offs involved in the
choice.
It was anticipated that at some point in the program there would be a requirement
to rework the units for either changes or repair. Thus, ease of depotting and
23
Table 2
Characteristics of Encapsulating materials Considered
Mechanical Depotting Ease Weight
Excellent
Thermal
PoorExcellent Poor
Good Fair Fair Fair
Fair Good Excellent Fair
Excellent Very Good Poor Fair
Material
Polyurethane Foam
Silicone Rubber Foam
Polyurethane Coating
Clear Silicone Rubber
rework was considared important. For mechanical and thermal reasons, a solid
potting material was desirable. The clear silicone rubber proved to have the
best overall characteristics and was chosen. Also, to prevent accidental damage
to the wiring (luring a depotting operation, a thin polyurethane conformal coating
was sprayed on all boards prior to potting the units. This served to tie the Micro-
point wiring together and to the boards and thus prevent accidental snagging of
the wiring. Becs.ise the computed overall OBP weight exceeded the amount
budgeted, the open areas in the I/O and CPU packages were filled with small
hollow epoxy spheres prior to encapsulation.
ENVIRONMENTAL TEST RESULTS
Both units have been successfully vibration-tested to OAO-C flight levels. Pre-
liminary thermal testing has been performed. Two shorts in the Micropoint
wiring were discovered during this thermal testing. These will be discussed in
detail later. The units are currently undergoing six cycles of thermal-vacuum
test. The Table 3 outlines the test specification.
PROBLEM AREAS
SM•9ra1 potential problem areas were investigated prior to the start of board
fabrication or wiring. One was pin retention over the required temperature
range. A study indicated that a negative clearance of .001 to .002 inch between
pin and hole would provide a pin retention force greater than 10 pounds after
temperature cycll g.
24
Table 3
Environmental Test SI)ocifteations for OAO-C
Temperature
-35 +3 °C to +65 f3°C
Shock
Four shock pulseb along each axis according to the following schedule: X (thrust
axis), two 30g shocks (f) 6 ms and two 30g shocks (f) of 12 ms duration. Y axis
(lateral), two 15g shocks (f) of 6 ms and two 15g shocks (t) of 12 ms duration.
'L axis (lateral), same as Y. (May be completed during vibration testing; if
expedient.)
Vibration
Sinusoidal, 4 Octaves/Alin. 	 Random, 2 Min./Axis
All Axes	 All Axes
Frequency
5-20 Hz
20-110 Hz
110-2000 Hz
Level
1/2" DA
10.0 g Peak
5.0 g Peak
Frequency
15 Hz
15-70 11z
70-100 Hz
100-400 Hz
400-2000 Hz
Level
0.010 g 2 /Hz
Linear Increase
0.31 g 2/Hz
Linear Decrease
0.02 g ? /Hz
Another area of concern was Micropoint weld consistency. It was decided that
sample pull tests would be performed after each 300 to 400 welds. Should a
sample fail the test, a non-destructive calibrated "push" test would he employed
to test the questionable welds. In the fabrication of the flight boards, the need
for this test did not arise.
The most serious problem that developed was shorts which occurred on several
CPU boards. Examination revealed two different causes: One cause was the
assembler attempting to reduce wire br"dup by routing wires between pins and
A.
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pressing them down against the board; this caused shorts where the wire pressed
against the sharp edges of the pins. Shorts also resulted when wiring was run
over pins which were at the end of a N%Ire run. The wire ends had Wen cut off
v 1th standard diagonal cutters that left sharp chisel points, and these points
penetrated the insulation of wiring run over the pins and pressed against the
points in attempts to reduce wire buildup. Figure 15 shows a typical CPU board.
Because of tre density, it was impossible to inspect all wiring after the wiring
was completed.
After the CPU wiring had been started, the wire lists were examined to determine
the optimum sorting to minimize Nvire buildup. It was determined that a change
from the numerical sort, in which wiring ran generally vertically, to an alphabetic
sort in which the wiring ran generally horizontally along the rows would probably
somewhat reduce the buildup. The I/O wire lists were re-run with the alphabetic
sort. Figure 16 shows a typical I/O board: Not only was the buildup reduced,
but the wiring operation «was much faster because the pin area could be kept clear
of wiring. Inspection of all pins could be performed after all wiring was completed.
To date no shorts have been observed in she I/O unit. Because of the number of
shorts observed in the CPU (approximately 8), the present unit will be considered
a prototype and a new CPU flight unit is currently planned. The Nvire lists w±ll
be revised as described.
FUTURE DEVELOPtiIENTS
.Several new flight packages are currently being developed using the Alicropoirt
technique. Several changes have been made in the process specifications to
improve the quality. One change requires the use of flush cutters to cut the
Micropoint wire at the end of a signal run, reducing the likelihood of sharp points
on the wires. Another change specifies that the Micropoint wire shall be routed
away from pins containing the beginning and end of a wire run. Micro Technology
Incorporated and other manufacturers are investigating the use of different types
of insulation, including teflon with an additional surface coating, to improve the
protection against cut-through.
On the basis of experience with the OBP and several smaller packages utilizing
the Micropoint technique, this technique is believed to be basically a reliable,
low cost technique. Further development is needed to improve the insulation
properties and to make the process less assembler-dependent.
26
